
NOIV1SN025KA
Power-down Sequence
The timing diagram of the advised power-down sequence
is given in Figure 14. Any other sequence might cause high
peak currents.
NOTE: vdd_casc should be powered down after
vdd_respd, vdd_resfd, and vdd_trans.
LVDS clock
Table 15. SHUTTER/OPERATION MODE
CONFIGURATION REGISTERS
Default
Address Value Description
192 [1] 0x0 Shutter type selection
0: Global shutter
1: Rolling shutter
reset_n
192 [4]
0x0
Triggered mode selection (global shutter
only)
0: Normal mode
vddd_18
1: Triggered mode
vddd_33
vdda_33
vdd_casc
192 [5]
0x0
Master/Slave selection (global shutter
only)
0: Master mode
1: Slave mode
other supplies
> 10u s
> 1 0us
> 10us
> 10 us
> 10us
> 10us
192 [7]
0x0
Subsampling mode selection
0: Subsampling disabled
1: Subsampling enabled
Figure 14. Power ? down Sequence
192 [8]
0x0
Binning mode selection
0: Binning disabled
Shutter and Operation Mode Reconfiguration
The VITA 25K sensor operates in two shutter modes:
global shutter and rolling shutter. The global shutter mode
can be combined with a set of operation modes, as described
Operation Modes on page 11.
These modes can be combined with subsampling and
binning modes.
The shutter and operation modes are controlled by register
192, when the sensor is in standby or idle mode. Table 15
gives an overview of the available register settings to control
the shutter and operation modes. During this action, only the
fields listed in Table 15 are affected. All other settings
encapsulated in register 192 must remain unchanged.
1: Binning enabled
Windowing Reconfiguration
The windowing settings can be configured during
standby, idle, and running mode.
The required regions of interest (ROI) can be programmed
in the roi_configuration registers (addresses 256 up to 351).
Registers roi_active0 and roi_active1 are used to activate the
desired ROIs.
Default window configuration (after sensor reset) is one
window, full frame (window #0).
Exposure/Gain Reconfiguration
The exposure time and gain settings can be configured
during standby, idle, and running mode. Refer to Signal Gain
Path on page 29 for more information.
http://onsemi.com
17